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It is proved that each Boolean circuit with O(n’)-separator for an a < 1 must 
have Q(n’!y) processors to compute some specific one-output Boolean functions. 
The above stated result holds also for unbounded fan-in, fan-out Boolean circuits. 
A nonlinear lower bound on the number of processors is achieved also for planar 
VLSI circuits computing some one-output Boolean functions in time O(nb) for 
b<;. ‘f=. 1991 Acadonuc Press. Inc. 
1. INTRODUCTION 
One of the most challenging problems in complexity theory is to prove 
a nonlinear lower bound on the combinational complexity (the number of 
gates in Boolean circuits) of a specific Boolean function. The highest lower 
bounds are only linear ones (for the base of all Boolean functions of two 
variables in Blum (1984), Harper and Savage (1973), Harper, Hsieh, and 
Savage (1975), Kloss and Malyshev (1965), Paul (1977) Schnorr (1980), 
and Stokmeyer (1977), for some special complete bases in Redkin (1981), 
Schnorr (1974) and Soprunenko (196.5) despite the well-known fact that 
almost all Boolean functions of n variables require Q(2”/n) combinational 
complexity (see Shannon (1949) and Lupanov (1958)). 
A similar challenging problem is for Boolean circuits with some types of 
restrictions that do not decrease the computational power of Boolean cir- 
cuits (in the sense that the restricted type is able to compute each Boolean 
function) and that give no bounds on the time complexity (depth). The 
highest lower bound for synchronized Boolean circuits computing a specific 
Boolean function is Q(n .log, n) (Harper and Savage, 1973; Wegener, 
1987). 
The first nonlinear Q(n’) lower bound for planar combinational com- 
plexity was obtained by Harper and Savage (1973) for n-output Boolean 
functions. Loikin et al. (1988) have proved an Q(n2) lower bound on the 
layout area of any Boolean circuit computing a specific, one-output 
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Boolean function which provides directly an Q(n2/(log, n)‘) lower bound 
on the planar combinational complexity (note that each planar circuit can 
be laid out in the area O(n(log, n)‘) (Lipton and Tarjan, 1979)). Recently, 
during the referee procedure on this paper, Turan (1989) presented an 
Q(n’) lower bound on the planar combinational complexity of a specific, 
one-output Boolean function. No higher lower bound than Q(n2) is known 
for planar combinational complexity despite the result of McCall (1985b) 
that almost all Boolean functions require 2”-’ - n/4 planar combinational 
complexity. 
We shall try to do a further step in the direction of attacking the famous 
open problem of proving a nonlinear lower bound on the combinatorial 
complexity. We shall consider Boolean circuits with O(n”) sublinear 
separators (a < l), for which also no nonlinear lower bound on the number 
of processors exists, and we shall prove nonlinear lower bounds on the 
combinational complexity of such circuits. A direct consequence of our 
results will be also the Q(n’) lower bounds on the planar combinational 
complexity. To be more precise we specify the basic notions in order to 
avoid misunderstandings because there are many modifications of Boolean 
circuits and planar Boolean circuits used in the literature. Since these com- 
puting models are very familiar we will give only the informal definitions 
of them. 
The Boolean funcfion of n variables is a function from {O, 1 >‘I to (0, 11. 
Boolean circuits are considered as the usual Boolean circuits (Wegener, 
1987) whose gates have fan-in bounded by 2 and unbounded fan-out. The 
gates can realize any Boolean function of two variables. In the case of 
unboundedfan-in Boolean circuits we allow an unbounded number of inputs 
to the gates which realize an associative and commutative Boolean function 
(for example, V, A, 0). A Boolean circuit is planar if it forms a planar 
graph. We do not require for our lower bounds that all input vertices must 
be at the outer circle of the planar layout as in McCall (1985a, b), McCall 
and Paterson (1984), and Wegener (1987). We allow them to be at any 
place of the layout. The combinational complexity of a Boolean circuit is 
considered as a number of gates and input vertices here. Usually the input 
vertices are not included but this is not essential for proving nonlinear 
lower bounds. 
The main contribution of our paper is a proof technique providing non- 
linear lower bounds on unbounded fan-in Boolean circuits with sublinear 
separators. We prove for a class F of (one-output) Boolen functions with 
linear communication complexity (Papadimitriou and Sipser, 1984) that 
each unbounded fan-in Boolean circuit with knl’b-separator for some con- 
stants k > 0, b >O must have C2(nb) gates to compute any function f E F. 
Since the class F contains also one Boolean function corresponding to a 
specific, deterministic linear language our lower bounds are also lower 
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bounds for the recognition of deterministic context-free languages on 
circuits. Since each planar circuit has a d. n’j2-separator for some d > 0 the 
direct consequence of our result are Q(n*) lower bounds on the planar 
combinational complexity of all Boolean functions in F. We note that the 
nonlinear lower bounds mentioned above may be interpreted as an attack 
on the fundamental problem of proving a nonlinear lower bound on the 
combinational complexity because we have proved for any Boolean func- 
tion fin the class F that 
(a) either the optimal Boolean circuit computing f has a nonlinear 
number of gates, or 
(b) the optimal Boolean circuit has a strongly connected topology 
(i.e., it is like to magnifiers Alon, 1986). 
We shall continue by applying our lower bound technique for VLSI cir- 
cuits. We consider VLSI circuits as formally defined in HromkoviE (1986b). 
This definition is a formalization of the usual when- and where-deter- 
minate, semilective VLSI model (Ullman, 1984) with processors working 
only over the Boolean alphabet { 0, 1 }. The information transfer technique 
(HromkoviE, 1988a, b, 1989; Papadimitriou and Sipser, 1984; Ullman, 
1984; Yao, 1981) provides only lower bounds on the layout area (A) and 
area-time squared (AT’) complexity of VLSI circuits. No nonlinear lower 
bound on the number of processors is known. By using the technique 
introduced here we shall prove nonlinear lower bounds on the number 
of processors of planar VLSI circuits computing some specific Boolean 
functions in time flu for a < 4. 
The paper is organized as follows. Section 2 contains the formulation of 
the main results of our paper. The proof technique is presented in 
Section 3. Some concluding remarks are in Section 4. 
2. RESULTS 
Let L G (0, 1 } * be a language. We define, for every n, hi: (0, 1)” -+ 
(0 1 } to be a Boolean function such that h,$(.u,, . . . . x,) = 1 iff X, . ..x., E 
LA {0, l}“. Let hL= {hf;},“=, d enote the infinite sequence of Boolean func- 
tions corresponding to L. We shall say that hL is communicationally hard 
if its communication complexity (as defined in what follows) is at least c n 
for a constant c. 
Informally, the communication complexity was introduced in Yao (1981) 
and Papadimitriou and Sipser (1984) as follows. Suppose that a language 
L E { 0, 1) * must be recognized by two distinct computers. Each computer 
receives half of the input bits, and the computation proceeds using some 
protocols for communication between the two computers. The minimum 
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number of bits that have to be exchanged in order to recognize L n (0, 1)” 
successfully, minimized over all partitions of the input bits into two equal 
parts, and considered as a function of n, is called the communication com- 
plexity of L (II”). 
Here we shall use the following formal definition of communication com- 
plexity (Hromkovic, 1988a, 1989) corresponding to the generalized com- 
munication complexity model from Aho, Ullman, and Yanakakis (1983). 
DEFINITION 2.1. Let h : {0, 13” -+ (0, 1 } be a Boolean function of IZ 
variables x,, x2, . . . . x, and let X= {xl, . . . . x,}. 
A protocol on n inputs from X is a triple D, = (2, ‘IL, @), where: 
(a) Z s X is a set of key variables: 
(b) rr is a partition of X = {x,, . . . . xn> into two disjoint sets S, and 
Su such that IS,1 =m, [,&,I = k for some m, kE N, m + k=n, 1Z1/3 6 
ISi n ZI < 2.121/3. (Intuitively, S, (S,,) contains input variables assigned 
to the first (second) computer.); 
(c) @ is a function from ((0, l}mx (O,l, $}*)u({O, l}k~ 
(0, 1, %}*I to (0, I}+ u (0, i } with the following prefix freeness property 
(assuring that the messages exchanged between the two computers are self- 
delimiting, and no extra “end of transmission” symbol is required). For a 
given string CE (0, 1, S}*, and two different y, Y’E (0, l}” ((0, l}“), 
@(y, c) is not a proper prefix of @(y’, c). Further, @ has the following 
property securing that only one of the two computers gives the output. - - 
If @(x,c)~{O,l), for an x~{O,l}~, c~({O,l)+$)*~, PEN (for 
an XE(O, I}“, c~((0, l}+ $)2pt’) then, for all qEN, y~(0, l}k, - - 
de({O, l}’ $)ly+’ (for all-vE{O, l)“, de((O, l}+ S)2y), @(y,d)${O, I}. 
A computation of D,, on an input assignment XE {O, 1)” is a string 
c=c,$c,$~~~$ck$ck+l, where k>O. c,,...,ckE{O,1)+ are the com- - - 
munications in the rounds 1, 2, . . . . k, respectively, ck+ , E (0, 1 }, and the 
following conditions are satisfied: 
1. if 1 is odd, then c,+, = @(xi, c, SC, $ . . $c, $), where xi is the input 
x restricted to the variables in the set S, and 
2. if 1 is even, then cl+ 1 = @(x1,, cl $c, $ ..-$c, $), where xii is the 
input x restricted to the set S,,. 
Clearly, D, is a deterministic device because there is exactly one com- 
putation for each input. We say that D, computes the Boolean function 
h : (0, 1 }” + (0, 1) if, for each c( E (0, 1 }“, the computation of D, on the 
input assignment a is always finite and ends with i iff h(cr) = 1. 
The length of the computation c is the total length of all messages in c 
(ignoring $‘s and the final O/l). The communication complexity of the 
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protocol D, = (Z, rc, @), CC(Z, rr, Q), is the maximum of the lengths of all 
computations of D,, . Let CC(h, Z) = min(CC(Z, rr, @)I the protocol 
(Z, n, @) computes h}. We define the communication complexity of h as 
CC(h)=max{CC(h, Z)lZcX}. 
We know several functions which are communicationally hard (Aho, 
Ullman, and Yanakakis, 1983; Hromkovic, 1988a, 1989; Papadimitriou 
and Sipser, 1984; Kumicakova-Jiraskovi, 1989); for example, hL for the 
following languages L: 
.(w) E (0, I} * / M’ codes the incident matrix of a graph containing a 
triangle } , 
(u’uM’vE{O,~)*~~(WI=~UU~},~~~ 
(Ow,Ow,O ...Ow,_lOw,lhOw,Ow,~,O . ..OwzOu~.l” 1 a, h, c 3 1, M’, E 
(0, 1) for i= 1, 2, . . . . a]. 
We note that the last example from Kumicakova-Jiraskova (1989) is the 
most interesting one because this language is a deterministic linear 
language. 
Before the formulation of our main theorems let us still give a definition. 
DEFINITION 2.2. We say that a graph G of n vertices has an f(n)- 
separator, for a function f: N -+ N, if there are f(n) vertices such that their 
deletion from G divides G into two components G, and G, of at most 2n/3 
vertices, and G, and G2 have f(n)-separator. If we are deleting edges 
instead of vertices then we speak about anf(n)-edge separator. If the graph 
corresponding to a (VLSI or Boolean) circuit has anf(n)-separator we say 
that the circuit has an f(n)-separator. 
THEOREM 2.3. Let hL be a sequence of Boolean ,functions that is com- 
municationally hard. Let S = { S,},T= , b e a sequence of unbounded fan-in 
Boolean circuits computing h ‘. Let there be such constants k E N and 
0 < b < 1 that, for each n, S, has knb-separator. Then the combinational com- 
plexity of S is in Q(nLlb). 
COROLLARY 2.4. Let hL be a sequence of Boolean functions that is com- 
municationally hard. Then the number of gates of any sequence of planar, 
unboundedfan-in Boolean circuits computing hL is in Q(n2). 
Proof: This result for bounded-degree circuits follows from Theorem 2.3 
and from the fact that each bounded-degree planar graph has a d .n’12- 
separator for some constant da0 (Lipton and Tarjan, 1979, 1980). To 
prove Corollary 2.4 for unbounded fan-in Boolean circuits it is sufficient to 
prove the following proposition. 
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PROPOSITION 2.4.1. Let S be a planar, unbounded fan-in Boolean circuit 
computing a Boolean function f of at least 6 variables. Then there is a planar 
Boolean circuit s’ such that 
(i) s’ computes f 
(ii) c(S’) d 13c(S) 
(iii) The indegree and the outdegree of vertices in S’ is bounded by 2. 
The Proqf of Proposition 2.4.1. Let u be a vertex of S with the indegree 
in(u) and the outdegree out(u). If in(u) > 2 then we replace the in(u) input 
edges by a directed, balanced binary tree with in(u) leaves. The edges are 
directed from leaves to the root u and the vertices of the tree are gates 
realizing the same function as u. Obviously u produces the same output 
because in(u) > 2 implies that u realizes a commutative and associative 
function of two variables. If out(u) > 2 then we replace the out(u) input 
edges by a balanced, binary tree with out(u) leaves. The edges are directed 
from the root to the leaves and all vertices realize the identity function. 
Obviously by replacing all vertices in the way described above we 
obtain a new planar Boolean circuit S’ computing f. For each vertex u 
from S we add at most 2 in(u) + 2 out(u) new vertices. Since 
C,, s 2 in(u) + 2 out(u) = 4. number of edges of S, and the number of edges 
in planar graphs of at least 6 vertices is at most 3. number of vertices, the 
number of new vertices in S’ is at most 12c(S). 1 
THEOREM 2.5. Let hL be a sequence of Boolean functions that is com- 
municationally hard. Let R = (R,),“= , b e a sequence of planar VLSI circuits 
computing hL. Let R work in time O(na) for some 0 < a < i. Then the number 
of processors in R is in Q( n2 - ‘O). 
3. PROOFS 
We give the proofs of Theorems 2.3 and 2.5 in this section. The proof 
technique is based on a special type of communication complexity for 
Boolean circuits (called transfer complexity here) and some versions of the 
planar separator theorem. We show that some Boolean functions with 
linear communication complexity require for their realization Boolean 
circuits with the property that a large number of edges have to be removed 
from them in order to separate some input vertices. This implies that either 
the circuits have no simple separator or they have a large number of 
vertices and edges. 
Let us start by introducing the information transfer of Boolean functions, 
which is a generalization of a similar complexity measure introduced in 
Loikin et al. ( 1988 ). 
BOOLEAN CIRCUITS WITH SUBLINEAR SEPARATORS 123 
DEFINITION 3.1. Let X= {x, , . . . . x,} be a set of Boolean variables and 
let Y G X. The 3-partition rc y = (X,, X,) of X according to Y is a partition 
of X into X, and X, (X,uX,=X, X,nX,=(Zi) such that IY1/3< 
IX,n YI <2 IYl/3. Let P(X, Y)= (7~~1 k rt is a 3-partition of X according 
to Y}. 
Let S be a Boolean circuit. A group of edges of S is any nonempty subset 
of a set of edges leading from one vertex (gate) of S. 
DEFINITION 3.2. Let f: { 0, 1 }” -+ (0, 1 } be a Boolean function with the 
set of input variables X. Let S be an unbounded fan-in Boolean circuit 
computing f. Let z y = (X,, X,) be a 3-partition of X according to Y c X. 
We define T( S, n y) as the minimal number of groups of edges that must be 
removed from S in order to divide S into two such components that one 
(the left) component contains exactly the input vertices corresponding to 
the input vertices in X, and the other (right) component contains the input 
vertices corresponding to the input variables in XR. 
We define the transfer complexity of S according to Y as T,(S) = 
min{T(S, x~)jrr~~EP(X, Y)}. T,,(f)=min(T(S)IS computes f} is the 
transfer complexity off according to Y. Finally, the transfer complexity of 
,fis T(f)=max{T,(f)I YGX}. 
NOW, let us show that the communication complexity for VLSI as 
defined in the previous section provides a lower bound on the transfer 
complexity. 
LEMMA 3.3. Letf: (0, l}‘+ (0, l}. Then T(f)>CC(f). 
Proof: Let S be a Boolean circuit computing f. Let X be the set of input 
variables off, and let Y c X. Now it is sufficient to show that, for any 7c y E 
P(X, Y), there is a protocol using T(S, rc y) communication bits in order to 
compute f. 
Since in Boolean circuits each gate computes exactly one Boolean value 
and each directed edge transfers exactly one Boolean value during the com- 
putation on one input we can assign unambiguously a tuple (t,.. b,) E 
N x (0, 1 } to each chosen group of edges v, where t, is the time unit in 
which the gate produces the Boolean value b, on edges leading from it. 
Obviously the protocol computing f can be defined by exchanging 
exactly T(S, n.,,) bits (assigned to chosen groups of edges of S) between the 
two communicating computers with input values divided according to ny. 
It means that the resulting protocol D, is constructed by considering each 
of two computers to be one component of S obtained after c(S, rc y) groups 
of edges are removed. 
Since the length of the messages of the protocol D, is independent of the 
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input assignment (for each time unit t there is such constant d, that all 
messages submitted in the time unit t have the length exactly d,) one can 
simply see that D,, has the required prefix freeness property. Since the out- 
put processor of S has to lay in one of the two circuit components it is also 
clear that exactly one computer (corresponding to the component with the 
output processor) gives the output value for all inputs from (0, 1)“. 1 
Now we know that all lower bounds on communication complexity may 
be used also as lower bounds for transfer complexity. Before starting the 
proof of Theorem 2.2 we present still two technical lemmas. 
DEFINITION 3.4. We say that a graph (circuit) G of n vertices has an 
f(n)-strong separator, for a function f: N + N, if there aref(n) vertices such 
that their removal from G divides G into two components, G, and Gz, of 
at most (n + 1)/2 vertices, and G, and Gz havef(n)-strong separator. If we 
are removing edges instead of vertices then we speak about an f(n)-strong 
edge separator. 
LEMMA 3.5 (Lemma 3.4 in Ullman (1984)). Let G, be the set of graphs 
which have kn” separator, for a constant k. Then the graphs in G, have 
kn”/( 1 - (213 )U)-strong separator. 
Let, for each Boolean circuit S, c(S) be the number of gates + the 
number of input vertices. 
LEMMA 3.6. Let G = (V, E) be a graph of m vertices having a km’-strong 
separator for some constants k > 0, 0 <b < 1. Let V’ E V and 1 V’1 = n B 2. 
Then there exists such a constant d < 2k/b that it is possible to divide G into 
two components G, = (V,, E,) and G, = (V,, E2) by removing edges adjacent 
to at most d. mb vertices, where for each ie { 1, 2) : n/3 < 1 Vi n V’I < 2nf3. 
Proof: Let us start by dividing G into two equal-sided components by 
removing edges adjacent to at most kmb vertices. If each of the two com- 
ponents contains at least n/3 vertices from V’ then the proof is completed. 
Let H be a component containing more than 2n/3 vertices from V’. Then 
we divide H by removing edges adjacent to at most k(m/2)b vertices into 
two equal-sided components. We continue in dividing the component with 
at least 2n/3 vertices from V’. This process will stop after at most log, m 
divisions because each component containing 2n/3 vertices from V’ has to 
have at least 2n/3 > 1 vertices. 
Clearly, if we divide G, with more than 2n/3 vertices from V’, into two 
components G, and G,, both with fewer than 2n/3 vertices from V’, then 
at least one of these two components, say Gi, has at least n/3 vertices from 
V’. Considering G1 = G, as one component and the union of all other com- 
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ponents arising during the deletion process as the second component G, 
we have obtained the required partition of G. Now let us show that the 
number of “removed nodes” is at most (l/6) . 2kmh. 
Since the division process runs at most log, m times the number of 
removed nodes is at most 
log2 I?, log2 m  
c k(m/2i)b 6 k.mh 1 112’~. 
i=O i=O 
Since there exists a positive integer c with the property l/c d b < l/(c + 1) 
we can bound our sum as follows: 
Now, let us give the proofs of our main theorems. 
The Proof of Theorem 2.3. Let hL be communicationally hard, i.e., 
T(ht) 3 dn for some constant d. Let { m},“_, be such that T(hk) = T,(hi). 
Let S, be an unbounded fan-in Boolean circuit with k . mb separator 
computing hk. Let m = c(S,). Clearly, we cannot simulate { S,}z= , by a 
Boolean circuit sequence {R,}z= r with c(R,)E O(S,) and the degree 
bounded by 4 as in the case of planar circuits. But we are able to overcome 
this trouble by constructing a new unbounded fan-in Boolean circuit S:, 
such that 
(iv) SL computes the same function as S,, 
(v) c(X) <z . nzb + c(S,) for a constant 2 d 2k/b, 
(vi) Si can be divided into two parts corresponding to a 3-partition 
7c yfl by removing at most 22 ’ d’ groups of edges of Sk. 
Since 2:. mh may not be smaller than d. n < Ty,(ht) we obtain from this 
that m 2 r. n’lb for a constant r, which proves Theorem 2.3. 
We construct SL from S, in the following way. Following Lemma 3.5 and 
the partition process from the proof of Lemma 3.6 we see that we can 
divide S, into components SL and S, by removing the set of vertices A4 
from S,, where iA41 <I .mb for a constant 2 <2k( 1 - (2/3))h/b and both 
components, S, and the union of S, and M, contain at least 1 Y,//3 input 
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vertices corresponding to the variables in Y,. So it means that this parti- 
tion of S, corresponds to a 3-partition rc ,,, according to Y,, . Now, we want 
to separate S, and the union of S, and A4 by removing edges between S, 
and M. Clearly, we can remove all edges leading from M to S, because it 
means that we remove one group of edges leading from M to S, for each 
vertex in M, i.e., we remove at most 2. mh groups of edges. Further, for all 
vertices in A4 having the indegree bounded by one we remove the edges 
leading to them from S,. If a vertex u from A4 has indegree in(u) 2 2 we 
add a new gate u to S, which computes the same function as u. We remove 
all edges leading from S, to u and we lead them to u. Then we add one 
edge leading from u to u. Since o computes and associative and com- 
mutative Boolean function our change is correct according to the function 
computed by the circuit. If we make this construction for all vertices in A4 
there will be at most IA4 edges leading from S, to M. By removing them 
we finally separate S, from M (and also from S,). Clearly, using the 
approach described above we have obtained a new unbounded fan-in 
Boolean circuit SL with properties (iv), (v), (vi). 1 
The Proof of Theorem 2.5. Let hL be communicationally hard, i.e., 
CC(hf;) > dn for some constant d. Let ( Y,,)r= 1 be such that CC ,,(h,L) = 
CC(h,L). 
Let S, be a planar VLSI circuit with m processors computing hb. Since 
the degree of processors in S, is bounded by 4 there is no problem to 
remove edges instead of vertices in this computation model. But the num- 
ber of bits flowing through one edge may be as large as the time complexity 
of S, (t(S,)) is, and the number of input variables assigned to one 
processor may be also as large as t(Sn). So one edge corresponds at 
most to t(S,) communication bits. Using the partition process from the 
proof of Lemma 3.6 we can divide S,, into two components, S, and SR, 
by removing at most r . m ‘1’ edges for a constant r, and both S, and S, 
contain at least 1 Y,1/3 input variables from Y,. Note that the number of 
dividing steps may be greater than log,(m/n) as in the proof of 
Theorem 2.2, because one input vertex may be assigned to several input 
variables. But the fact 
;5, 
1 (l/291/2 < 1 
i=O l-l/J2 
implies that we are able to find a constant r such that only r. ml/* edges 
separates S, and S,. 
So the number of communication bits flowing between S, and S, is 
bounded by r . t(S,) . ml!*. Since r . t(S,) . rn1j2 may not be smaller than d. n 
we obtain m 3 z. (n/t(S,))2 for a constant z. Obviously, if t(S,) grows more 
slowly than n ‘I2 we obtain a nonlinear lower bound on m. 1 
BOOLEAN CIRCUITS WITH SUBLINEAR SEPARATORS 127 
4. CONCLUSION 
We have presented a technique based on separability of graphs and com- 
munication complexity for obtaining nonlinear lower bounds on the num- 
ber of processors of two basic types of circuits. In Theorems 2.3 and 2.5 we 
have formulated the lower bounds only for Boolean functions with linear 
communication complexity. But one can easily seen that the proof techni- 
que works for Boolean functions with any communication complexity. So 
a Boolean function sequence {fn}zz 1 with CC(n) communication com- 
plexity requires Q(CC(n))*) gates to be computed on planar unbounded 
fan-in Boolean circuits, Q(CC(n))“‘) gates to be computed on unbounded 
fan-in Boolean circuits with &-separator, and Q((CC(n)/t(n))‘) processors 
to be computed on planar VLSI circuits working in time z(n). 
The most interesting consequence of Theorem 2.3 is that if there is a 
Boolean circuit S computing a Boolean function with linear communica- 
tion complexity by using only a linear number of gates then there exists no 
sublinear separator of the form knh for S. So there are only two 
possibilities, Either S has a nonlinear number of gates or S is like a 
magnifier. This attacks the challenging problem of proving a nonlinear 
lower bound on combinational complexity and suggest investigation of the 
computational power of magnifiers. 
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